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Abstract—We present a methodology and an automated system for function evaluation unit generation. Our system selects the best
function evaluation hardware for a given function, accuracy requirements, technology mapping, and optimization metrics, such as area,
throughput, and latency. Function evaluation fðxÞ typically consists of range reduction and the actual evaluation on a small convenient
interval such as ½0; =2Þ for sinðxÞ. We investigate the impact of hardware function evaluation with range reduction for a given range
and precision of x and fðxÞ on area and speed. An automated bit-width optimization technique for minimizing the sizes of the operators
in the data paths is also proposed. We explore a vast design space for fixed-point sinðxÞ, logðxÞ, and ﬃﬃﬃxp accurate to one unit in the last
place using MATLAB and ASC, A Stream Compiler for Field-Programmable Gate Arrays (FPGAs). In this study, we implement over
2,000 placed-and-routed FPGA designs, resulting in over 100 million Application-Specific Integrated Circuit (ASIC) equivalent gates.
We provide optimal function evaluation results for range and precision combinations between 8 and 48 bits.




FUNCTION evaluation can often be the performancebottleneck of many important compute-bound applica-
tions. Examples include elementary functions such as logðxÞ
and compound functions such as
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ logðxÞp . Computing
these functions quickly and accurately is a major goal in
computer arithmetic and hardware design in general.
Software implementations are often too slow for numeri-
cally intensive or real-time applications. For instance, over
60 percent of the total runtime is spent on function
evaluation operations in a simulation of a jet engine
reported by O’Grady and Wang [1]. The performance of
such applications depends on the design of an efficient
hardware function evaluator. Yet, in order to implement
function evaluation efficiently, the hardware designer is
faced with a multitude of function evaluation methods such
as polynomial approximation or table lookup combined
with polynomial approximation [2]. The challenge is to
provide a programming tool or library that delivers the
optimal hardware function evaluation unit for a given
function with the associated input/output range and
precision and optimization metric.
For a given accuracy requirement, it is possible to plot
the area, latency, and throughput trade-off and thus
identify the optimal function evaluation method. The
optimality depends on further requirements such as
available area, required latency, and throughput. For
instance, consider Fig. 1. In order to minimize the metric
(e.g., area or latency), one should use method 1 for bit-
widths lower than x1, method 2 for bit-widths between x1
and x2, and method 3 for bit-widths greater than x2.
Our approach explores, for a given function, seven
different dimensions in optimizing hardware function
evaluation: range, precision, method, hardware optimiza-
tion, area, latency, and throughput. The main achievements
of this paper are:
. methodology for automated function evaluation unit
generation to select optimal function evaluation
hardware based on a parameterized library,
. framework for hardware function evaluation with
range reduction for sinðxÞ, logðxÞ, and ﬃﬃﬃxp ,
. algorithmic design space exploration usingMATLAB
to guide the hardware design process in ASC,
. bit-width optimization of the operators in the data
paths using a binary search technique in MATLAB,
and
. vast hardware design space exploration of over
2,000 FPGA designs on area, latency, and through-
put using ASC.
The rest of this paper is organized as follows: Section 2
covers background material and related work. Section 3
provides an overview of our approach. Section 4 describes
range reduction and its application to the three functions
presented in this paper. Section 5 examines the degrees of
freedom in hardware function evaluation. Section 6
describes how we explore the algorithmic side of the design
space and automate the generation of hardware designs.
Section 7 explains how the bit-widths of the operators in the
data paths are optimized. Section 8 presents our framework
for hardware design space exploration. Section 9 discusses
results and Section 10 offers conclusions and thoughts on
future work.
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2 BACKGROUND
There are numerous methods to approximate a function
over a given interval and the optimal method depends on
the precisions of the inputs and outputs as studied in [3].
Yet,we arenot aware of anyotherwork that attempts to guide
the designer as to which method is optimal for a particular
case. Direct table lookups are impractical for precisions
higher than a few bits since table size increases exponentially
with the input size. Symmetric table additionmethods [4] are
fastwithmoderate tablesizes forprecisions lower than20bits,
but are perhaps inappropriate for larger precisions due to
their large table sizes. Function evaluations using CORDIC
[5] provide a popular research topic, involving only shift and
add operations. However, CORDICs have an execution time
which is linearly proportional to the number of bits in the
operands and is not suitable for applications high accuracy
and speed. Of course, the trade-offs depend on the optimiza-
tion metric as well.
Function evaluation typically consists of range reduction
and the actual function approximation over a small interval.
Range reduction [2] is crucial since function approximation
is rather limited without it and numerous applications have
a large dynamic range. However, there has been a lack of
attention on hardware implementation of function approx-
imation with range reduction for different ranges, preci-
sions, and approximation methods. To the best of our
knowledge, this is the first work that deals with this
important issue. We show that input and output ranges
form another consideration when choosing the optimal
method. Our approach is demonstrated with polynomial-
only and table+polynomial methods with a varying number
of polynomial coefficients.
Peymandoust and De Micheli [6] use symbolic computer
algebra to optimize arithmetic data paths. Symbolic manip-
ulations such as tree-height-reduction, factorization, expan-
sions, and Horner transformation are incorporated to
produce minimal area or minimal delay data flow designs.
The main difference between their work and ours is that we
consider function evaluation units with range reduction
rather than just arithmetic data paths. In addition, we
explore the trade-offs of using memory and polynomials
instead of just polynomials. However, their work is in some
sense orthogonal to ours in that an optimal system would
combine the results of the two works.
We choose hardware designs based on FPGAs to
demonstrate our approach due to their flexibility and
speed. The fundamental building block of Xilinx FPGAs is
the logic cell [7]. A logic cell is comprised of a 4-input
lookup table, which can also act as a 16 1 RAM or a 16-bit
shift register, a multiplexer, and a register. A simplified
view of a logic cell is depicted in Fig. 2. Two logic cells are
paired together in an element called a slice. A slice contains
additional resources, such as multiplexors and carry logic,
to increase the efficiency of the architecture. These extra
resources are equivalent to having more logic cells and,
therefore, a slice is counted as being equivalent of 2.25 logic
cells. Recent-generation reconfigurable hardware has a
large amount of slices. For instance, the Xilinx Virtex-4
XC4VLX200-11 FPGA [8], which we use to obtain our
results, has 89,088 slices (200,448 logic cells), equivalent to
over six million ASIC gates.
3 OVERVIEW
Fig. 3 shows the design flow of our automated hardware
function evaluation approach. The function of interest, its
range and precision, and evaluation method are supplied to
our MATLAB program, which automatically designs the
function approximator and produces its hardware descrip-
tion. In our case, MATLAB produces code for ASC, A
Stream Compiler for FPGAs [9]. This large collection of
ASC functions is then transformed by a Perl script into an
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Fig. 1. Some approximation methods are better than others for a given
metric at different bit-widths.
Fig. 2. Simplified view of a Xilinx logic cell. A single slice is equivalent to
2.25 logic cells.
Fig. 3. Design flow: MATLAB generates all the ASC code for the library.
The user simply indexes into the library with range and precision values
to obtain the specific function evaluation unit.
ASC function evaluation library (ASC lib). ASC then takes
care of design space exploration on the architecture level,
the arithmetic level, and the gate level of abstraction. The
result is an optimized function evaluation library for
computing with FPGAs. Device independent results at the
algorithmic level can be obtained with MATLAB and device
specific results on FPGAs can be obtained with ASC, as will
be discussed in Section 9.
Sign-magnitude fixed-point representation is used
throughout this paper since it allows easier manipulation
of numbers compared to two’s complement. We define the
sign bit and the integer bits to be the range and the
fractional bits to be the precision (Fig. 4). Ranges of 4, 8, 12,
16, 20, and 24 bits, and the same set of bits for precisions are
explored. These range/precision sets result in 36 different
fixed-point formats.
Given a function fðxÞ and an interval ½a; b, we approx-
imate the function with polynomials and tables. Tasks in
designing a function evaluation library include automating
the selection of range reduction, the selection and design of
the function evaluation method, and area, latency, and
throughput optimizations on the lower levels of abstraction.
The central contribution of this paper lies in reconsidering
the above structure for user-defined fixed-point bit-widths.
When implementing hardware designs, one can select any
bit-width for the range and the precision of the fixed-point
number. As a consequence, a function evaluation library
obtains the range and precision of the input and can use this
information to produce an optimized function evaluation
unit. Previous work [3] shows the subproblem of how to
select function evaluation methods based on precision.
Based on input range and precision, we now have the
following degrees of freedom:
1. applicability of range reduction,
2. evaluation method selection,
3. evaluation method design:
. find minimal bit-widths,
. find minimal polynomial degree (for polyno-
mial-only method),
. find minimal segments (for table+polynomial
method),
4. optimize: area, latency, or throughput.
The polynomial-only (po) approach approximates the
interval with a single polynomial, whereas the table+
polynomial (tp) approach performs piecewise polynomial
approximation with equally sized segments. The
ASC function evaluation library takes the range, precision,
and optimization metric and instantiates one of many
instances of the corresponding function evaluation unit.
In this paper, the outputs of our function evaluation
units are accurate to one unit in the last place (ulp). Assume
we require a hardware unit to compute sinðxÞ, where x is a
fixed-point number with four range bits and eight precision
bits. Then, the range of the input is ð8; 8Þ and the expected
range of the output is ½1; 1. The same precision is used at
the output as at the input. Hence, for this example, since the
precision is eight bits, the maximum absolute error of the
output needs to be 28 or less to guarantee faithful
rounding. The term faithful rounding is first introduced in
[10], meaning that the results are rounded to the nearest or
next nearest, thus accurate to one ulp.
4 RANGE REDUCTION
Consider an elementary function fðxÞ, where x and fðxÞ
have a given range ½a; b and precision requirement. The
evaluation fðxÞ typically consists of three steps [2]:
1. range reduction, reducing x over the interval ½a; b to
a more convenient y over a smaller interval ½a0; b0,
2. function approximation on the reduced interval, and
3. range reconstruction: expansion of the result back to
the original result range.
There are two main types of range reduction:
. additive reduction: y is equal to xmC,
. multiplicative reduction: y is equal to x=Cm,
where integer m and a constant C are defined by the
evaluated function.
We use ASC code notation in Fig. 5 to show various
methods of function evaluation, including range reduction
and range reconstruction, which follow the ideas presented
in [11] and [12]. The notations x:range and x:prec refer to the
number of bits used for the range and precision of x,
respectively. The code in Fig. 5 shows us an example of
different function evaluation methods for each function. In
reality, we create many combinations of evaluation meth-
ods and functions.
Table 1 summarizes the range reduction properties of the
three functions. Equally sized segments for the table+
polynomial method are employed, meaning that the approx-
imation interval needs to be a power of two.Hence, for sinðxÞ,
we approximate over ½0; 2Þ, for ﬃﬃﬃxp , we split the interval into
two subintervals: ½0:25; 0:5Þ and ½0:5; 1Þ. The table shows the
range reduced approximation interval sizes of the three
functions. The larger the approximation interval, the more
hardware resources are potentially required. The first order
absolute maximum derivatives give us an indication of the
nonlinearities: More resources are required to approximate
nonlinear functions with large derivatives.
Fig. 6 highlights the functions over the range reduced
intervals. We observe that the functions have a relatively
linear behavior over these intervals, making them feasible
to approximate using po or tp with equally sized segments.
5 DEGREES OF FREEDOM
This section describes the degrees of freedom a designer is
faced with when implementing function evaluation in
hardware. The applicability of range reduction, approxima-
tion method selection and its design, and hardware
optimizations are discussed.
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Fig. 4. The sign-magnitude fixed-point representation used in this work.
5.1 Applicability of Range Reduction
Given a particular function that we want to evaluate, we
can decide whether it is necessary to implement range
reduction or not. In order to make the correct decision, we
need to consider the optimization metric (area, latency, or
throughput), design a function evaluation unit with and
without range reduction, and select the optimal one. A
preliminary study of the applicability of range reduction
has been conducted in [13].
5.2 Approximation Method Selection
There are many possible function evaluation methods, such
as symmetric table addition methods, CORDIC, rational
approximation [14], polynomial-only methods, and table+
polynomial methods. In this paper, we explore six methods:
polynomial-only (po) and table+polynomial methods with
polynomials of degree two to six (tp2-6). The polynomials
are of the form
gðyÞ ¼ cdyd þ cd1yd1 þ . . .þ c1yþ c0: ð1Þ
We use Horner’s rule [2] to reduce the number of
multiplications:
gðyÞ ¼ ððcdyþ cd1Þyþ . . .Þyþ c0; ð2Þ
where y is the input, d is the polynomial degree, and c are
the coefficients. For the table+polynomial (tp) approach, the
input interval is split into 2k equally sized segments. The k
leftmost bits of the argument y serve as the index into the
table, which holds the coefficients for that particular
interval. For the polynomial-only approach, there is just
one entry in the table holding the coefficients, hence no
index bits are needed. Segmentation for evaluating logðyÞ
with eight uniform segments (k ¼ 3) is illustrated in Fig. 7.
We observe that the range reduced interval is relatively
linear and, hence, the use of uniform segmentation is
sufficient.
The architecture for an approximation unit with a
tp scheme is depicted in Fig. 8. The tp methods trade off
table area versus polynomial area. A multiply-and-add-
based tree structure can be observed, which follows
Horner’s rule. The polynomial coefficients are found in a
minimax sense that minimizes the maximum absolute error
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Fig. 5. Description of range reduction, approximation method, and range
reconstruction for the three functions (a) sinðxÞ, (b) logðxÞ, and (c) ﬃﬃﬃxp .
TABLE 1
Range Reduction Properties of the Three Functions
Fig. 6. Plots of the three functions over x ¼ ½0:5; 2. Range reduced
intervals for each function are shown in thick lines.
[2]. With this architecture, we need dþ 1 table lookups, d
multiplications, and d additions. The size of the lookup
table is given by




5.3 Evaluation Method Design
Once we know which method to use, we need to design
the optimized unit. For the polynomial-only (po) method,
we find the minimal degree of the polynomial that will
satisfy the required output precision. For the table+-
polynomial (tp) methods, we find the minimal number of
segments 2k required that satisfy output precision
requirement. We further need to determine the optimized
bit-widths of the computation inside the function evalua-
tion units for all the methods. The heuristics used for the
po and tp methods have linear complexities, whereas the
bit-width optimization process has logarithmic complexity
with respect to the desired precision. These are discussed in
Section 6 and Section 7.
5.4 Optimize: Area, Latency, or Throughput
While the options or selections of the previous degrees of
freedom are precomputed with MATLAB, the area, latency,
and throughput optimizations on the arithmetic and gate-
levels can be left for the hardware compiler (ASC) to deal
with. Section 8 describes how this is achieved.
6 ALGORITHMIC DESIGN SPACE EXPLORATION
We use MATLAB to generate a large number of imple-
mentations for function evaluation. Several function eva-
luation methods are considered: polynomial-only (po) and
table+polynomial of degree two to six (tp2-tp6). For a given
function and any range/precision pair, our MATLAB tool
generates ASC code which includes the circuit description,
polynomial coefficients, and optimized bit-widths. In this
fashion, we also obtain minimal bit-widths and the minimal
number of polynomial terms for the po method. For the
tp methods, we find the minimal table-size and the
coefficient bit-widths for the given range and precision.
Fig. 9 shows the structure of our MATLAB tool for
algorithmic design space exploration and producing
ASC codes for hardware implementations.
The find_min_degree function for the po method
finds the minimal polynomial degree required to meet the
output error specification. It starts with a degree one
polynomial and finds the minimax polynomial coefficients.
For all coefficients, constants, and outputs of operators,
which we shall refer to as “variables,” double precision
floating-point is used and the approximation performed.
The result is compared to the MATLAB computed value of
the function to calculate the approximation error. The
polynomial degree is incremented until the desired accu-
racy is met. The find_min_seg function finds the minimal
number of segments 2k needed for a given polynomial
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Fig. 7. Segmentation for evaluating logðyÞ with eight uniform segments.
The leftmost (MSB) three bits of the inputs are used as the segment
index.
Fig. 8. Architecture of our table+polynomial (tp) approximation unit for
degree d polynomials. wi is the bit-width of the polynomial coefficient ci,
where i ¼ 0; . . . ; d.
Fig. 9. Structure of our MATLAB tool for algorithmic design space
exploration and ASC code generation.
degree. It starts with k ¼ 0, which is equivalent to po, and
finds the minimax polynomial coefficients. Again, the
approximation of this structure is compared with the
MATLAB function evaluation. k is incremented until the
maximum error over all segments is lower than the
requested error. The optimize_bw function performs bit-
width optimization on the variables in the data paths. This
procedure is discussed in detail in Section 7. The gen_
coeffs and gen_table functions generate the bit-width
optimized polynomial coefficients or coefficient table.
Finally, gen_ASC generates the ASC code with the circuit
description and optimized bit-widths.
Since the IEEE double precision floating-point format
used in MATLAB is significantly more accurate than the
fixed-point representations we use in this work, we regard
double precision as the exact value. In order to verify the
correctness of the designs at the algorithmic level, we
emulate the function evaluation steps described in Fig. 5
within MATLAB. The emulator is ensured to be a bit-exact
version of the actual hardware model and is used to debug
ASC designs. Finite precision effects for fixed-point can be
effectively simulated within MATLAB by rounding after
each arithmetic operation. For each coefficient and arithmetic
operator, we store its fractional bit-width for rounding.
The outputs of the emulator are tested rigorously with a
large set of random inputs to confirm that all results are
indeed faithfully rounded. For each chunk of ASC code, our
tool also generates a report file containing the polynomial
degree d used, number of segments for tp, fractional bit-
widths of the operators, table size, maximum ulp error, and
the percentage of exactly rounded [11] (accurate to 0.5 ulp)
results. Thirty-six fixed-point formats, three functions, and
six methods are examined. Hence, we explore 648 ASC code
segments, generated by our MATLAB tool. The ASC code
generation, together with the bit-width optimization pro-
cess described in Section 7, takes approximately 10 hours on
a dual Intel Xeon 2.6GHz PC with 4GB DDR-SDRAM.
7 BIT-WIDTH OPTIMIZATION AND ERROR ANALYSIS
It is desirable to minimize the bit-widths for all variables in
the data paths, leading to size reductions in tables, and
operators such as adders and multipliers. We employ a bit-
width minimization scheme which minimizes bit-widths
while ensuring that the results meet the one ulp error
bound requirement. We split the problem of minimizing
fixed-point bit-widths into two parts: range analysis
followed by precision analysis. The two parts are performed
entirely within our MATLAB framework, making use of the
finite precision hardware emulation models discussed in
the previous section. Our function evaluation circuits
consist of many different types of operators including
adders, barrel shifters, conditionals, dividers, multipliers,
etc., making the designs complex and difficult to analyze.
Hence, a numerical approach is taken to tackle the range
and precision minimization problems.
Range analysis involves inspecting thedynamic range and
working out the bit-widths of the integer parts. Using
insufficient bits for the range can cause overflows or under-
flows and excessive bits waste valuable hardware resources.
Our range analysis method uses a simulation-based
approach, where each input of the design is supplied with a
large set of random numbers, which ranges over the interval
of possible values for the particular input, including the
extreme values of that interval.We then record themaximum
absolute values for each variable. No rounding is performed;
in other words, double precision is used throughout.
Let the ith variable be vi and its maximum absolute value
be vi;max. By “variable,” we refer to coefficients, constants,
and outputs of operators in the design. The range bits
required for each variable vi can then be computed with
range bits ¼ dlog2ðjvi;maxjÞe þ 1 if jvi;maxj > 1
1 if jvi;maxj  1:

ð4Þ
Given that the number of test samples is large enough, the
probabilities of overflows and underflows can be kept
arbitrarily low.
Precision analysis involves minimizing the fractional
parts of the variables while respecting the output error
criterion. Precision analysis is significantly more challenging
and there is a wealth of literature devoted to this topic (e.g.,
[15], [16]).However,much of the previouswork is focused on
digital signal processing applications in which the error
analysis criteria (such as signal to noise ratio) are rather
different from our needs. In addition, the techniques are
rather difficult to implement and slow, making them less
amendable to optimize all 648 designs. Hence, we opt for an
approach where we keep the factional bit-widths constant.
Let M be the number of variables in the system and the
fractional bit-width of the ith variable be bvi and the
factional bit-widths of the approximation g and the
evaluation f be bg and bf , respectively (see Fig. 5). Rounding
a variable causes a maximum of 0.5 ulp error (2bvi1 ) and
truncation causes a maximum of 1 ulp error (2bvi ).
Although a rounding circuit requires a small adder, we
opt for rounding since it allows smaller variables than
truncation. In order to guarantee faithful rounding, the
error f at the output f must be
f  2bf : ð5Þ
The error f is composed of the following three error terms:
. ap for approximating g with polynomials,
. vr for rounding each variable, vr ¼ F ðbv0 ; . . . ; bvM1Þ,
and
. fr for rounding the final result f to bf fractional bits.
The error vr is effectively the error propagated from the
variables in the data paths to the final result. Thus, for
faithful rounding, one needs to ensure that
ap þ vr þ fr  2bf : ð6Þ
Rounding f can cause a maximum error of 2bf1, so our
requirement can be modified as
ap þ vr  2bf1: ð7Þ
Making the precisions of the variables bvi large enough, it is
possible to meet this error requirement since ap gets
arbitrarily small with vr. The challenge is to keep bvi as
small as possible while meeting the error requirement in (7).
To keep the optimization process simple and fast, we
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employ uniform (the same) fractional bit-widths for all
variables bvi . We propose a binary search method to find the
optimal uniform fractional bit-width bu. Our definition of
“optimal uniform” means that the polynomial degree (in
the case of po) or number of segments (in the case of tp) is
the same as min_degree or min_segs in Fig. 9.
The fractional bit-width of the output of the approxima-
tion circuit bg can be analytically predetermined by
examining the range reconstruction part. Looking at Fig. 5,
the reconstruction of sinðxÞ is simply a sign change, hence
for sinðxÞ; bg ¼ bf : ð8Þ
For logðxÞ reconstruction, there is an addition with a
variable. Using one guard bit for the addition,
for logðxÞ; bg ¼ bf þ 1: ð9Þ




, g is shifted by
exp1 (Fig. 5). This means that we need bg ¼ dexpþ bfe to
have enough bits to guarantee bf fractional bits at the
output f . By analyzing the range reduction step, one can see






; bg ¼ dx:range=2e þ bf ; ð10Þ
where bf ¼ bx ¼ x:prec.
Fig. 10 shows the structure of our MATLAB tool used for
finding the bu. Using binary search, bu gradually approaches
the optimal in log2ðrÞ þ 1 iterations, where r is the search
space. The initial search space r needs to be a power of two
and large enough to cover the largest possible bu.
8 HARDWARE DESIGN SPACE EXPLORATION AND
OPTIMIZATIONS
ASC, A Stream Compiler [9], is a C-like programming
environment for FPGAs. ASC code makes use of C++ syntax
and ASC semantics which allow the user to program on the
architecture-level, the arithmetic-level, and the gate-level.
As a consequence, ASC code provides the productivity of
high-level hardware design tools and the performance of
low-level optimized hardware design. ASC provides types
and operators to enable research on custom data represen-
tation and arithmetic. Currently supported types are
HWint, HWfix, and HWfloat, which can store integers,
fixed-point numbers, and floating-point numbers, respec-
tively. For this paper, we use the HWfix type. As a result of
this work, function evaluation in ASC is performed with the
following declarations and library call:
HWfix x(TMP, x.range+x.prec, x.prec,
sign_mode);
HWfix f(TMP, f.range+f.prec, f.prec,
sign_mode);
f = HWsin(x);
In order to create an optimized function evaluation
library, the MATLAB tool described in Section 6 is utilized
to generate a large amount of ASC code. This ASC code
forms a two-dimensional matrix, which is indexed by the
range and precision of the argument to the function
evaluation call. Each matrix entry consists of a pointer to
an ASC function which is called for the particular input x.
For instance, for each function, we can determine two
design selection matrices: for minimal area and for minimal
latency. The HWsin(x) call indexes into the matrix to find
the optimized ASC implementation. The function evalua-
tion code, for example, for sinðxÞ, then indexes into the
matrix of function pointers (HWsin_matrix) and accesses




The design of such matrices is demonstrated in Section 9.
ASC provides an automated mechanism for optimizing
designs for user specified metric [9]. The current supported
metrics are area, latency, and throughput. Fig. 11 illustrates
how this is achieved. In area optimization mode, ASC uses
sequential arithmetic units, e.g., for multiplication, ASC
selects an add-accumulate unit. In latency optimization
mode, no flip-flops are being inserted and, as a consequence,
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Fig. 10. Structure of our MATLAB tool to find the optimal uniform
fractional bit-width bu.
Fig. 11. Principles behind automatic design optimization in ASC. The
shaded areas represent flip-flops.
the resulting circuit is purely combinational. In through-
put optimization mode, all flip-flops that are present in
the slices utilized are being used. The resulting circuit is
balanced (scheduled) by using FIFO buffers in between
the arithmetic units.
All together, the 2,000 lines of MATLAB code generate
648 hardware designs targeting FPGAs, which result in
300,000 lines of ASC code. We also generate a number of
additional designs to examine the area cost of range
reduction, which is discussed in Section 9. For each design,
ASC generates three designs which are optimized for area,
latency, and throughput. The result is a huge experimenta-
tion space of over 2,000 FPGA designs. These are placed-
and-routed on the recently released Xilinx Virtex-4
XC4VLX200-11 FPGA, which is the largest device of the
Xilinx Virtex-4 LX family. The designs are synthesized with
ASC and placed-and-routed with Xilinx ISE 6.3, resulting in
over 100 million ASIC equivalent gates. This work flow,
which is fully automated with a single “makefile,” takes a
week’s time on two dual Intel Xeon 2.6GHz PCs with
4GB DDR-SDRAM. The makefile accepts design space
exploration parameters, including range/precision sets,
functions, approximation methods, and metric optimiza-
tions. The final output is a report file containing area,
latency, and throughput results for the user-specified
parameters.
9 RESULTS
In this section, we present device independent and placed-
and-routed FPGA results. The device independent results
are obtained using our MATLAB tool at the algorithmic
design space exploration stage, showing table sizes and bit-
widths of the variables. The placed-and-routed results are
obtained using ASC and Xilinx ISE on a Xilinx Virtex-4
XC4VLX200-11 FPGA device.
9.1 Device Independent Results with MATLAB
Before mapping designs into actual hardware devices, it is
interesting to explore the trade-offs at the algorithmic level.
The plots in Fig. 14 show the table size and uniform
fractional width bu variations at different ranges and
precisions using tp3. We observe that, for all three functions,




has the largest table
size requirement, followed by sinðxÞ and logðxÞ. This
follows from the discussions in Section 4: More resources
are needed for functions with a large approximation
interval and a large first derivative. The table size increases




. This is due to the
accuracy of approximation g being dependent on both
range and precision, as seen in (10). From (8) and (9), g is
independent of the range for sinðxÞ and logðxÞ. Hence, for
logðxÞ, we see no change in table size with range. However,
a slight increase can be seen for sinðxÞ. This is because the
complexity of the modulus operation, which incorporates a
divider in the range reduction circuit of sinðxÞ, increases
with the input range.
The size of bu gives us an indication of the operator
complexities in the design. We see that bu increases in a
linear manner with range and precision except for logðxÞ,
where it stays pretty much constant with range. As noted
earlier, the complexity of the range reduction circuit of
sinðxÞ increases with range. For ﬃﬃﬃxp , the accuracy require-
ment of the approximation circuit grows with range; hence,
the increase in bu for the two functions. Looking at the three
functions, the bit-width requirement of logðxÞ is low,
whereas sinðxÞ and ﬃﬃﬃxp are both high. Finally, the plots in




takes the most area,
followed by sinðxÞ and logðxÞ.
Fig. 12 shows a comparison in table size as a function of
range when evaluating sinðxÞ at precision of 16 bits with
range reduction and without range reduction for three
tp methods. Note that the term range reduction is used to
also include range reconstruction. When the function is
evaluated without range reduction, the whole input interval
is approximated without the use of a range reduction step.
As one would expect, the table size stays constant with
range when range reduction is used. However, when range
reduction is not used, the table size increases exponentially
with the range since each additional bit in the range doubles
the interval of approximation. We note that, when the range
is small (e.g., less than two bits for tp2), it is more sensible to
skip range reduction due to the smaller table size.
9.2 Placed-and-Routed Results on FPGA
We summarize the results of the 2,000 FPGA implementa-
tions obtained with the ASC system discussed in Section 8.
One dimension of the design space is technology mapping
on the FPGA side. In addition to slices, the Virtex-4 FPGA
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Fig. 12. Table size comparison when evaluating sinðxÞ at precision of
16 bits with range reduction and without range reduction.





with a range of 20 bits.
contains embedded RAMS and multiply-and-add blocks.
However, in this work, we decide to use slices only to make
the comparisons easier and fairer. To implement the
coefficient tables, the 4-input LUTs are used, together with
logic minimization [17]. Instead of using the 4-input LUTs
directly as memory (known as distributed RAM), this
approach can lead to smaller and faster tables for the
designs used in this work.
Fig. 13 shows the area requirements of po, tp3, and tp5 at




with a range of 20 bits.
We recognize that this figure is analogous to the example
used in Fig. 1. For these particular sets of parameters, for
precisions less than 16 bits, po results in the minimal area.
tp3 gives the least area between 16 and 20 bits and tp5
provides the least area above 20 bits.
Fig. 15 shows the area and latency variations for various
range/precision combinations using tp3. Latency optimiza-
tion is chosen to illustrate these design spaces since
combinatorial circuits best reflect the complexity of designs.
Looking at the two figures, we see a remarkable consistency
to the device independent results in Fig. 14, suggesting that
our approach could be applied across different device
technologies.




requires the most area, followed by sinðxÞ and logðxÞ. This
can be explained by the table size requirements shown in
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Fig. 14. Device independent results with MATLAB: table size and uniform fractional bit-width bu variations at different ranges/precisions using tp3.
Fig. 15. Placed-and-routed results on FPGA: area and latency variations at different ranges/precisions using tp3.
Fig. 14: Large tables lead to large utilizations of 4-input
LUTs. Whereas the table size for sinðxÞ stays relatively
constant with range in Fig. 14, the area usage is actually
increasing. This is probably due to the presence of divider
in the range reduction step, whose area requirement
increases with its operand size. The latency results in the
area related to the uniform fractional bit-width bu in Fig. 14
since bu dictates the size of the operands such as adders,
dividers, and multipliers.
Figs. 16 and 17 highlight the area cost of range reduction
for sinðxÞ and logðxÞ, with the approximation circuit
implemented using tp3. The lower part of the bars shows
the slices used for function approximation and the small
upper part shows the slices used for range reduction. For
both functions, it can be seen that the cost of range
reduction grows with range and precision. This is mostly
due to the modulus incorporated in sinðxÞ and the barrel
shifter and multiplier in logðxÞ, which are all affected by the
operator size. The range reduction cost for sinðxÞ is
considerably higher than logðxÞ because the modulus
operator contains a division. On average, the percentage
areas used by range reduction for sinðxÞ and logðxÞ are




is found to be similar to logðxÞ due to their resemblance in
their range reduction circuits.
The scatter plots in Figs. 18 and 19 highlight the Pareto-
optimal [17] points in the area-latency and area-throughput
space. The evaluation of sinðxÞ with 12-bit range and 12-bit
precision is chosen as an example. Assorted tp methods are
shown, performed with area, latency, and throughput
optimizations. As expected, designs optimized for a parti-
cularmetric result in bestperformance in its ownmetric.With
the aid of such plots, one can rapidly decidewhatmethods to
use for meeting specific requirements in area, latency, or
throughput. Focusing on the latency optimized results in
Fig. 18, tp designs with lower polynomial degrees are always
going to be faster due to their shallower multiply-and-add
tree, illustrated in Fig. 8. In terms of area, low polynomial
degree designs are generally smaller for the same reason.
However, table size grows with the precision required,
making low polynomial degree designs potentially larger,
as demonstrated in Fig. 13.
As proposed in Section 8, Fig. 20 sums up the most
interesting results in two matrices, which show the Pareto-
optimal solutions for different range/precision pairs.
Although many more matrices can be generated for
different metric and optimization combinations, we choose
these two matrices for illustration purposes of our
approach. The first matrix shows designs that result in
minimal area with area optimization and the second matrix
shows designs that result in minimal latency with latency
optimization. For instance, from the first matrix, the dashed
box tells us that, for a sinðxÞ design with 12-bit range and
12-bit precision, the smallest implementation would be tp2
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Fig. 16. Area cost of range reduction (upper part) for sinðxÞ using tp3 and
latency optimization.
Fig. 17. Area cost of range reduction (upper part) for logðxÞ using tp3
and latency optimization.
Fig. 18. Pareto-optimal points in the area-latency space for 12-bit range
and 12-bit precision evaluation to sinðxÞ.
Fig. 19. Pareto-optimal points in the area-throughput space for 12-bit
range and 12-bit precision evaluation to sinðxÞ.
with a uniform fractional bit-width of 20 bits and a table
size of 504 bits. In essence, these matrices tell us, for each
combination of range and precision, which method to use
for the three functions to get the minimal metric.
9.3 Performance of the Units and their Usage
Recent processors, such as those based on the IA-64
architecture, can evaluate functions in between 50 and
70 clock cycles [18]. Considering a typical processor clock
speed of 3GHz, this means that a result can be produced in
around 20ns. The automated throughput optimized designs
in this work are fully pipelined and have a clock speed of
around 100MHz (much higher clock speeds could be
achieved with manual pipelining), meaning that we can
produce a result every 10ns, which is a speed-up of a factor
of two over a 3GHz processor. Since one function evalua-
tion unit does not take much space on an FPGA, we could
have multiple units running in parallel, potentially result-
ing in orders of magnitude speed-up.
The proposed method is developed to produce, for a
given function, metric, range, and precision, an optimal
hardware function evaluation unit. The results can be
arranged in the form of matrices, as shown in Fig. 20. Our
method can be seen as a step in the hardware optimization
process, after the range and precision have been determined
by application developers or by other methods [16].
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Fig. 20. Area (with area optimization) and latency (with latency optimization) matrices showing, for each range/precision combination, the design with
minimal area and latency. For each entry, the optimal method, uniform fractional bit-width, and table size in bits are shown. The number after po
indicates the polynomial degree used. For instance, the dashed box tells us that, for a sinðxÞ design with 12-bit range and 12-bit precision, the
smallest implementation would be tp2 with a uniform fractional bit-width of 20 bits and a table size of 504 bits.
10 CONCLUSIONS
A methodology and an automated function evaluation unit
generation for a given function and a set of user require-
ments with custom range and precision values have been
presented. The result is an optimized fixed-point function
evaluation generator library for hardware designs. Our
approach has been demonstrated with three elementary
functions, sinðxÞ, logðxÞ, and ﬃﬃﬃxp , for 36 range and precision
combinations between 8 and 48 bits. MATLAB is used for
algorithmic design space exploration and ASC code gen-
eration, while ASC is used to perform hardware design
space exploration targeting FPGAs.
The degrees of freedom, including applicability of range
reduction, approximation method selection, and hardware
optimization, have been discussed. Bit-width optimization
techniques for minimizing both range and precision have
been proposed, based on a binary search technique. We have
examined various device independent and device specific
results, covering a vast design space of over 2,000 designs,
equivalent to 100 million ASIC gates. We have shown two
matrices showing, for each range/precision combination,
which approximation method to use for minimal area and
latency. We conclude that the automation of optimized
hardware function evaluation is already within reach.
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